

1. A semiconductor memory device comprising:

- a semiconductor substrate;
- a first semiconductor region of a first conduction type formed on said semiconductor substrate;
- a second semiconductor region of a second conduction type opposite to said first conduction type, formed on said first semiconductor region;
- a trench capacitor having a trench, said trench extending through said first semiconductor region and said second semiconductor region, said trench capacitor being formed such that its top does not reach a top surface of said second semiconductor region, said trench being formed therein with a conductive trench fill;
- a pair of gate electrodes each formed on said second semiconductor region, each of said gate electrodes being positioned overlying said trench capacitor;
- a pair of insulating layers each formed to cover each of said pair of gate electrodes;
- a conductive layer formed between said pair of insulating layers to self-align to each of said pair of insulating layers, said conductive layer having a leading end insulated from said second semiconductor region and reaching the interior of said second semiconductor region, said conductive layer being

a pair of third semiconductor regions of said first conduction type formed in said second semiconductor region, and positioned opposite to each other with respect to said conductive layer, each of said third semiconductor regions being directly in contact with said conductive layer, each of said pair of third semiconductor regions constituting either a source or a drain of transistors having one of said pair of gate electrodes, respectively, said pair of third semiconductor regions being formed substantially to a uniform depth.

15 2. A semiconductor memory device comprising:
 a semiconductor substrate;
 a plurality of trench capacitors formed in said
semiconductor substrate and arranged at a regular
pitch;
 a semiconductor layer formed on said semiconductor
20 substrate in which said trench capacitors are formed;
 an element isolation insulating film buried in
said semiconductor layer to define a plurality of
active element areas each spreading over two adjacent
trench capacitors;
25 a plurality of transistors formed two by two in
each of said active element areas, such that two
transistors share one of source/drain diffusion layers.

5. The semiconductor memory device according to claim 3, wherein said active element areas are arranged at a regular pitch in said bit line direction and shifted sequentially by a one-quarter pitch on adjacent bit lines.

Sub 937

15 said semiconductor layer comprises a first
epitaxially grown layer and a second epitaxially grown
layer formed on said first epitaxially grown layer;

20 layer to reach said capacitor node layer before said
second epitaxially grown layer is formed; and

25 layers has a bottom surface connected to a top surface
of said contact layer.

8. The semiconductor memory device according to

5

10

15

20

25

G 3¹⁵
cent.

Q3
Cmt,
after said epitaxially grown layer has been formed,
and the other of said source/drain diffusion layers has
a bottom surface connected to a top surface of said
contact layer.

5 11. The semiconductor memory device according to
claim 10, wherein:

10 a substrate isolation insulating film is
interposed on a bonding surface of said semiconductor
substrate and said other semiconductor substrate bonded
thereto;

15 said element isolation insulating film includes
a first element isolation insulating film buried in
element isolation regions in the bit line direction to
a depth at which said first element isolation
insulating film reaches said substrate isolation
20 insulating film; and a second element isolation
insulating film partially overlapping said first
element isolation insulating film and buried in element
isolation regions in the bit line direction and word
line direction to a depth shallower than said first
element isolation insulating film.

Sub 447
12. A semiconductor device comprising:

25 a semiconductor substrate;
an element isolation insulating film including a
first insulating film buried to define active element
areas on said semiconductor substrate, and a second
insulating film shallower than said first insulating

94 Cent

define

~~13.~~

10

have been formed;

15

20

25

